


Securyzr™ > Securyzr™ Secure HW Solutions > Securyzr™ Security IP > Tunable Crypto > Memory Protection > SCZ\_IP\_MP\_MeBus

# **MEMORY & BUS PROTECTION**

The Memory & Bus Protection IP Core module enables on-the-fly encryption/decryption and authentication to the external memory.

It supports AHB/AXI slave/master interfaces, APB port for configuration purpose, and contains a cache. It is typically placed between the processor(s) and an external memory controller (DDRx). This IP Core improves tamper resistance by avoiding any modification, spoofing or analysis of external data.



## **Features**

- Protects the external memory
- On-the-fly encryption/decryption and authentication
- Transparent for the processor
- Scalable data bus width (32, 64, 128 bits)
- AMBA Master/Slave interfaces
- Supports all key sizes (128/192/256 bits)
- Scalable internal Cache
- ASIC and FPGA

## **Applications**


- Embedded security processor
- Secure payment

### **Implementation aspects**

The processor can securely and transparently write/read data or code from external memory. It leverages the AES Core from Secure-IC. The unique architecture enables a high level of flexibility (cache size, performances) and allows it to be used by microcontroller and multi-core architectures. The features required by a specific application can be taken into account in order to select the most optimal configuration for any FPGA or ASIC technology.



V4.0





### **HEADQUARTERS**

Digital Park B - ZAC Atalante Via Silva 801 avenue des Champs Blancs 35510 Cesson-Sévigné - France +33 (0)2 99 12 18 72 - contact@secure-ic.com