


Securizr™ > Securizr™ Secure HW Solutions > Securizr™ Secure Protocol Engines > SCZ\_SP\_BA452

# TLS HANDSHAKE HARDWARE ACCELERATOR

The TLS handshake hardware accelerator is a secure connection engine that can be used to offload the compute intensive Public Key operations (Diffie-Hellman Key Exchange, Signature Generation and Verification).

It combines a load dispatcher and a configurable amount of instances of the Public Key Crypto Engine (SCZ\_IP\_BA414EP) benefiting from all features supported (i.e., RSA/DH/DHE and ECDSA/ECDH/ECDHE/X.25519/X.448 and more). The efficient dispatching to several dozens of SCZ\_IP\_BA414EP instances helps reach maximum system performance.

This IP is made of a core and optional modules aiming at connecting the core to standard interfaces (PCIe, DMA, AXI bus). In addition, device drivers have an asynchronous API (or non-blocking API) which is integrated in OpenSSL Async.



Features	Applications
<ul style="list-style-type: none"> <li>✓ Scalable architecture</li> <li>✓ OpenSSL integration (optional)</li> <li>✓ Custom operations possible on request</li> <li>✓ High performance on off-the-shelf FPGA</li> <li>✓ Plug'n Play integration with PCIe (e.g., Xilinx Alveo board)</li> <li>✓ ASIC and FPGA (incl. UltraScale+ &amp; Versal)</li> </ul>	<ul style="list-style-type: none"> <li>✓ Wide variety of crypto algorithms supported:                             <ul style="list-style-type: none"> <li>• RSA with and without CRT</li> <li>• Elliptic Curve Cryptography(ECC)</li> <li>• Diffie-Hellman (D-H and ECDH) Key Exchange</li> <li>• Digital Signature Algorithm (DSA) &amp; Elliptic Curve Digital Signature Algorithm (ECDSA, EC-KCDSA &amp; EdDSA)</li> <li>• X.25519/X.448</li> <li>• SM2</li> <li>• Any other crypto algorithm can be supported</li> </ul> </li> </ul>
	<ul style="list-style-type: none"> <li>✓ Cloud computing</li> <li>✓ Data center</li> <li>✓ HSM</li> <li>✓ Firewall</li> <li>✓ IKE-TLS/SSL connection engine</li> <li>✓ Blockchain transactions</li> </ul>

# ALGORITHMIC PERFORMANCE (OPS/S) WITH OpenSSL SPEED

Using OpenSSL v1.1.1G /OpenSSL speed command




Pure SW on Intel Xeon E5-1607 v3 3.1 GHz (4 cores)

## SECURE-IC

## Hardware Acceleration

Secure-IC engine with Xilinx VU9P FPGA



This comparison has been done using FPGA. If ASIC is used the hardware can run up to 3x faster.

## Implementation aspects

The TLS handshake hardware accelerator IP core is easily portable to ASIC and FPGA. It supports a wide range of applications on various technologies. The unique architecture offers a high level of scalability, enabling a trade-off between throughput, area and latency. For more detailed information about our Public Key Crypto Engine (SCZ\_IP\_BA414EP), please see our dedicated product sheet.

## Deliverables

- ✓ Netlist or RTL
- ✓ SW drivers (Linux)
- ✓ Scripts for synthesis & STA
- ✓ Self-checking RTL test-bench based on referenced vectors
- ✓ Documentation

V1.2

# SECURE-IC

THE SECURITY SCIENCE COMPANY

## HEADQUARTERS

Digital Park B - ZAC Atalante Via Silva  
801 avenue des Champs Blancs  
35510 Cesson-Sévigné - France  
+33 (0)2 99 12 18 72 - contact@secure-ic.com

EMEA  
sales-EMEA@secure-ic.com

AMERICAS  
sales-US@secure-ic.com

APAC  
sales-APAC@secure-ic.com

JAPAN  
sales-JAPAN@secure-ic.com

CHINA  
sales-CHINA@secure-ic.com

CONTACT US

[www.secure-ic.com](http://www.secure-ic.com)