default banner
Go back to events

Join us to explore how Secure-IC is driving embedded cybersecurity, from silicon IP to system-level protection and security evaluation, enabling end-to-end security across the full device lifecycle. 

Don’t miss our two sessions: 

  • Secure-by-design processing with Cadence Tensilica Xtensa integration by Sara Tehranipoor, Lead Application Engineer US at Secure-IC (April 16 – 11:30 AM)
  • Ensuring trust and traceability in chiplet systems by Sylvain Guilley, CTO and Co-Founder of Secure-IC (April 16 – 11:00 AM)

Practical details:

  • 📍Santa Clara Convention Center
  • 📅 April 15-16 , 2026

More details about CadenceLIVE Silicon Valley

Go back to events
Contact